

REMARKS

Claims 1-6, 25-36 are pending in the application, with claims 1, 2, 27 and 28 being independent. Claims 1-4 have been amended to recite that at least one of the electrodes that makes up the gate electrode comprises copper, as set forth in the application at, for example, page 5, lines 20-24. Claims 27-36 have been added, with independent claims 27 and 28 reciting the additional feature that the semiconductor device has an external input terminal portion with a first portion covered by a conductive film comprising the fourth electrode, the fifth electrode or the sixth electrode and a second portion covered by the gate insulating film and an interlayer insulating film arranged alternately, as set forth in the application at, for example, Figs. 11A and 11B, and page 35, line 1 to page 36, line 11. No new matter has been introduced.

Claims 1, 3, 5 and 23 have been rejected as being unpatentable over Suzawa (JP 2001-035808) in view of Hibino (JP 2001-010685). Applicant requests reconsideration and withdrawal of this rejection because neither Suzawa, Hibino, nor any proper combination of the two describes or suggests an arrangement in which a gate electrode includes a laminate of fourth through sixth electrodes, at least one of which comprises copper, as recited in claim 1. Rather, Suzawa describes an arrangement in which an electrode includes two electrode layers that may include tungsten or titanium, and Hibino describes an arrangement in which an aluminum layer is sandwiched between titanium layers. As neither of the references describes or suggests the use of copper as one of the electrode layers, no proper combination of the references can do so. Accordingly, the rejection should be withdrawn.

Claims 2, 4, 6 and 26 have been rejected as being unpatentable over Suzawa in view of Yudasaka (U.S. Patent No. 5,953,582) and Hibino. Applicant requests reconsideration and withdrawal of this rejection because Yudasaka, like Suzawa and Hibino, fails to describe or suggest an arrangement in which a gate electrode includes a laminate of fourth through sixth electrodes, at least one of which comprises copper, as recited in claim 2.

Claims 1-6, 25 and 26 have been rejected for obviousness-type double patenting over claims 1, 3 and 7 of U.S. Patent No. 6,657,260 in view of Yudasaka. Applicant requests

reconsideration and withdrawal of this rejection because the claims of the '260 patent, like Yudasaka, fail to describe or suggest an arrangement in which a gate electrode includes a laminate of fourth through sixth electrodes, at least one of which comprises copper, as recited in each of independent claims 1 and 2.

New independent claims 27 and 28 recite the feature that the semiconductor device has an external input terminal portion with a first portion covered by a conductive film comprising the fourth electrode, the fifth electrode or the sixth electrode, and a second portion covered by the gate insulating film and an interlayer insulating film arranged alternately. These claims, and their dependent claims 29-36 are believed to be allowable over the art of record because none of the cited references describes or suggests this feature of the claims.

Applicant submits that all claims are in condition for allowance.

Enclosed is a \$990 check (\$200 for excess claim fees and \$790 for the Request for Continued Examination fee). Please apply any other charges or credits to deposit account 06-1050.

Respectfully submitted,

Date: 7/22/05



John F. Hayden
Reg. No. 37,640

Fish & Richardson P.C.
1425 K Street, N.W.
11th Floor
Washington, DC 20005-3500
Telephone: (202) 783-5070
Facsimile: (202) 783-2331